Skip to content

Commit a213152

Browse files
committed
Add missing implicit operand.
1 parent 6d9aa7a commit a213152

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

llvm/lib/Target/Z80/Z80PostSelectCombiner.cpp

+1
Original file line numberDiff line numberDiff line change
@@ -145,6 +145,7 @@ bool Z80PostSelectCombiner::runOnMachineFunction(MachineFunction &MF) {
145145
MI.setDesc(TII.get(DstReg == Z80::SPL ? Z80::LD24sa : Z80::LD16sa));
146146
MI.removeOperand(0);
147147
MI.getOperand(0).setReg(TmpReg);
148+
MachineInstrBuilder(MF, MI).addReg(DstReg, RegState::ImplicitDefine);
148149
Changed = true;
149150
break;
150151
}

0 commit comments

Comments
 (0)