Skip to content

Commit 3e64d8f

Browse files
committed
update to v1.15.3
1 parent 4b84424 commit 3e64d8f

File tree

3 files changed

+4
-4
lines changed

3 files changed

+4
-4
lines changed

CHANGELOG.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@ All notable changes to this project will be documented in this file.
44

55
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)\
66

7-
## [Unreleased] - 2024-xx-xx
7+
## [1.15.4] - 2024-11-02
88

99
### Fixed
1010

package-lock.json

+2-2
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

package.json

+1-1
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
"name": "veriloghdl",
33
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
44
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
5-
"version": "1.15.3",
5+
"version": "1.15.4",
66
"publisher": "mshr-h",
77
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
88
"repository": {

0 commit comments

Comments
 (0)